# SCHEME OF INSTRUCTION 
BE (ELECTRONICS & COMMUNICATION ENGINEERING)  
Proposed from the Academic year 2017-18

## BE: SEMESTER – III

<table>
<thead>
<tr>
<th>S.No.</th>
<th>Course Code</th>
<th>Course Title</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Hrs/Wk</th>
<th>Scheme of Examination</th>
<th>Credits</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>PC 301 EC</td>
<td>Electronic Devices</td>
<td>3</td>
<td>1</td>
<td>-</td>
<td>4</td>
<td>30</td>
<td>70</td>
</tr>
<tr>
<td>2.</td>
<td>PC 302 EC</td>
<td>Switching Theory and Logic Design</td>
<td>3</td>
<td>1</td>
<td>-</td>
<td>4</td>
<td>30</td>
<td>70</td>
</tr>
<tr>
<td>3.</td>
<td>PC 303 EC</td>
<td>Signal Analysis &amp; Transform Techniques</td>
<td>3</td>
<td>1</td>
<td>-</td>
<td>4</td>
<td>30</td>
<td>70</td>
</tr>
<tr>
<td>4.</td>
<td>PC 304 EC</td>
<td>Network Analysis and Synthesis</td>
<td>3</td>
<td>1</td>
<td>-</td>
<td>4</td>
<td>30</td>
<td>70</td>
</tr>
<tr>
<td>5.</td>
<td>BS 305 MT</td>
<td>Mathematics – III</td>
<td>3</td>
<td>1</td>
<td>-</td>
<td>4</td>
<td>30</td>
<td>70</td>
</tr>
<tr>
<td>6.</td>
<td>MC 306ME</td>
<td>Elements of Mechanical Engineering</td>
<td>3</td>
<td>-</td>
<td></td>
<td>3</td>
<td>30</td>
<td>70</td>
</tr>
</tbody>
</table>

### PRACTICALS

<table>
<thead>
<tr>
<th>S.No.</th>
<th>Course Code</th>
<th>Course Title</th>
<th>L</th>
<th>T</th>
<th>P</th>
<th>Hrs/Wk</th>
<th>Scheme of Examination</th>
<th>Credits</th>
</tr>
</thead>
<tbody>
<tr>
<td>7.</td>
<td>PC 351 EC</td>
<td>Electronic Devices and Logic design Lab</td>
<td>-</td>
<td>-</td>
<td>2*</td>
<td>2</td>
<td>25</td>
<td>50</td>
</tr>
<tr>
<td>8.</td>
<td>ES 352 EE</td>
<td>Electrical Engineering Lab</td>
<td>-</td>
<td>-</td>
<td>2*</td>
<td>2</td>
<td>25</td>
<td>50</td>
</tr>
</tbody>
</table>

Total \( 18 \) \( 5 \) \( 4 \) \( 27 \) \( 230 \) \( 520 \) \( 20 \)

Note: 1) Each contact Hour is a Clock Hour  
*2) The Practical Class can be of Two and Half Hour (Clock Hours) duration as per the requirement of the particular Laboratory.
With effect from academic year 2017-2018

<table>
<thead>
<tr>
<th>Course Code</th>
<th>Course Title</th>
<th>Core/Elective</th>
</tr>
</thead>
<tbody>
<tr>
<td>PC 301 EC</td>
<td>ELECTRONIC DEVICES</td>
<td>Core</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Prerequisite</th>
<th>Contact Hours per Week</th>
<th>CIE</th>
<th>SEE</th>
<th>Credits</th>
</tr>
</thead>
<tbody>
<tr>
<td>NIL</td>
<td>L T D P</td>
<td>30</td>
<td>70</td>
<td>3</td>
</tr>
</tbody>
</table>

Purpose: To learn electronic device fundamentals

Course Objectives:
- Analyze the behavior of Semiconductor diodes in Forward and Reverse bias
- Develop Half wave and Full wave rectifiers with L, C, LC & CLC Filters
- Explain V-I characteristics of Bipolar Junction Transistor in CB, CE & CC configurations
- Design Biasing techniques for BJT in Amplifier Applications
- Explore V-I characteristics of FETs and MOSFETs

UNIT I

Junction Diode: Different types of PN Junction formation techniques, PN Junction Characteristics, biasing- band diagrams and current flow, Diode current equations under forward bias and reverse bias conditions, Junction breakdown in diodes and breakdown voltages, effect of temperature on diode characteristics, Diode as a circuit element, small signal diode models, Junction capacitance under forward bias and reverse bias, Diode switching characteristics, Zener Diodes, Zener voltage regulator and its limitation.

UNIT II

PN Diode Applications: Half wave, Full wave and Bridge rectifiers - their operation, performance characteristics, and analysis; Filters (L, C, LC and CLC filters) used in power supplies and their ripple factor calculations, design of Rectifiers with and without Filters.

Specials Diodes: Elementary treatment on the functioning of Tunnel/Backward, Varactor, Photo, Light Emitting diodes.

UNIT III

Bipolar Junction Transistor: Transistor Junction formation (collector-base, base-emitter Junctions) Transistor biasing-band diagram for NPN and PNP transistors, current components and current flow in BJT, Modes of transistor operation, Early effect, BJT input and output characteristics in CB, CE CC configurations, BJT as an amplifier, BJT biasing techniques, Thermal runway, heat sinks and thermal stabilization, operating point stabilization against temperature and device variations, stability factors, Bias stabilization and compensation techniques, Biasing circuit design.
UNIT IV

**Small Signal Transistors equivalent circuits**: Small signal low frequency \( h \)-parameter model of BJT, Determination of \( h \) parameters, analysis of BJT amplifiers using \( h \)-parameter, comparison of CB, CE and CC amplifier configurations, Analysis of BJT amplifier with approximate model. Introduction to low frequency \( \Pi \) and \( T \) models. Special Devices: working of UJT, SCR, DIAC, TRIAC and CCD.

UNIT V

**Junction Field Effect Transistors (JFET)**: JFET formation, operation & current flow, pinch-off voltage, V-I characteristics of JFET. JFET biasing-zero current drift biasing, biasing against device variations. Low frequency small signal model of FETs. Analysis of CS, CD and CG amplifiers and their comparison. FET as an amplifier and as a switch. MOSFETs: MOSFETs, Enhancement & Depletion mode MOSFETs, V-I characteristics. MOSFET as resistance, Biasing of MOSFETs, MOSFET as a switch.

**Suggested Readings:**

Course Code | Course Title | Core/Elective
---|---|---
PC 302 EC | SWITCHING THEORY AND LOGIC DESIGN | Core

<table>
<thead>
<tr>
<th>Prerequisite</th>
<th>Contact Hours per Week</th>
<th>CIE</th>
<th>SEE</th>
<th>Credits</th>
</tr>
</thead>
<tbody>
<tr>
<td>NIL</td>
<td>L</td>
<td>T</td>
<td>D</td>
<td>P</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

Purpose: To learn digital logic design fundamentals

Course Objectives:
- To classify different number systems and understand their conversion.
- To analyze the given logic equation and simplify using K-map and Tabular method.
- To study different combinational circuits and implement them with IC’s.
- To understand the operation of Flip flop and convert one flip flop to the other.
- To analyze the sequential circuits and design counter for a given sequence.

UNIT I
Number system and Codes: Binary, Octal, Hexa Decimal numbers, Number base conversion, Signed binary numbers: 1’s Complement, 2’s complement, Types of codes: Weighted, Un Weighted code, BCD, Excess -3 code, Development of Gray code, Parity code


UNIT II
Minimization of Switching Functions: The Map Method (K-Map), 5-variable map, Minimal Functions and their properties. Prime implicants, Essential Prime Implicants, Quine-McCluskey Tabular Method, Don’t – care combinations

Logic Design and realization: Design with basic logic gates, Single Output and Multiple Output Combinational Logic Circuit Design, AND-OR, OR-AND and NAND/NOR Realizations, Exclusive-OR and Equivalence Functions.

UNIT III
Combinational Logic Design: Comparators, Multiplexer and its applications, demultiplexers, Code Conversion, Parity generator and checker, Full Adder and Subtractor, Serial adder, Ripple carry adder and Carry-look ahead adder. Two’s complement ADD/ Subtractor, Decimal adder;

Implementing Boolean functions with IC 74151, IC 74153.

Contact Networks, Hazards: Static Hazards, Design of Hazard-Free Switching Circuits.
UNIT IV
Combinational Logic Design:
Decoders, priority encoders, BCD to seven segment decoder; ROM as a combination of decoder with encoder; Implementing Boolean functions with IC 74138.


UNIT V
Sequential Logic Design: Classification, state diagram, state table, Asynchronous and Synchronous counters, Skipping state counter, Counter Lock – out, Shift registers and applications. Implementing counters with IC 7476, IC 7474, IC 7490, IC 7492, IC 7493.

Finite state machine – Moore, Melay, Design of a sequence detector.

Suggested Readings:
With effect from academic year 2017-2018

<table>
<thead>
<tr>
<th>Course Code</th>
<th>Course Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>PC 303 EC</td>
<td>SIGNAL ANALYSIS AND TRANSFORM TECHNIQUES</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Prerequisite</th>
<th>Contact Hours per Week</th>
<th>CIE</th>
<th>SEE</th>
<th>Credits</th>
</tr>
</thead>
<tbody>
<tr>
<td>NIL</td>
<td>L 3 T 1 D - P -</td>
<td>30</td>
<td>70</td>
<td>3</td>
</tr>
</tbody>
</table>

Purpose: To learn signal analysis

Course Objectives:

1. Analyze basic concepts related to continuous time signals and systems, mathematical representation of periodic signals.
2. Familiarize with basic operations on signals and mathematical representation of aperiodic signals using Fourier and Laplace transform.
3. Analyze basic concepts related to discrete time signals and systems, mathematical representation discrete time signals.
4. Describe the concept of Z- Transform and its properties and illustrate their applications to analyze systems.
5. Define convolution, correlation operations on continuous and discrete time signals.

UNIT-I
Definitions and classifications: Classification of continuous time signals. Basic operations on continuous-time signals and classification of continuous-time systems.
Representation of Continuous-time signals: Analogy between vectors and signals, signal representation by a discrete-set of orthogonal functions, orthogonality and completeness. Fourier series – Trigonometric and Exponential Fourier series, computational formulae, symmetry conditions, the complex Fourier spectrum.

UNIT-II
Laplace Transform (LT): The direct LT, Region of convergence, existence of LT, properties of LT. The inverse LT, Solution of differential equations, system transfer function.

UNIT III

UNIT IV
Linear Convolution of continuous time signals: Graphical interpretation, properties of convolution, Correlation between continuous-time signals: Auto and Cross correlation, graphical interpretation, properties of correlation.
Linear Convolution of discrete time signals: Graphical interpretation, properties of discrete convolution.
UNIT V

**Discrete-time signals and systems**: Sampling, Classification of discrete-time signals, Basic operations on discrete time signals, Classification of discrete time systems, properties of systems.

**Representation of Continuous-time signals**: Discrete Fourier series, Frequency domain Representation of discrete-time systems and signals. Sampling the z-transform.

**Suggested Readings:**

UNIT-I

UNIT-II
Filter Characteristics, Constant K-filters – low pass, high pass, band pass, band elimination filter design, m-derived - low pass, high pass, band pass, band elimination filter design and composite filter design. Notch filter.

UNIT-III
Attenuators- Attenuation, Types of Attenuators, Symmetrical T-Type, Pi-Type Attenuator, Symmetrical Bridged T-Type, Lattice-Type Attenuator, Asymmetrical L-Type Attenuator, Symmetrical T-Type Attenuator, Symmetrical Pi-Type Attenuator. Equalizers- Inverse Impedance, Two-Terminal Equalizers, Four-Terminal Equalizers: Full Series Equalizer, Full Shunt Equalizer, Bridged T Equalizer, Lattice Equalizer.

UNIT-IV

Course Code  | Course Title                        | Core/Elective
-------------|-------------------------------------|-----------------
PC 304 EC    | NETWORKS ANALYSIS AND SYNTHESIS    | Core            

Prerequisite  | Contact Hours per Week  | CIE | SEE | Credits
-------------|------------------------|-----|-----|--------
NIL          | 3 1 - -                | 30  | 70  | 3      

Purpose: To learn analysis and synthesis of networks

Course Objectives:
1. Analyze concepts of symmetrical and assymetrical networks.
2. To realise the basic T and Pi Networks and Design the various filters.
3. To design Attenuators and Equalizers which are employed in the communications systems
4. To Study the response of the RLC circuits and construct the network.
5. Realize the RL and RC networks by synthesis.
UNIT-V
Network synthesis: Hurwitz polynomials, positive real functions, Basic Philosophy of Synthesis, L-C Immitance functions, RC impedance functions and RL admittance functions. RL impedance functions and RC admittance functions. Cauer And Foster’s forms of RL impedance and RC admittance

Suggested Reading:
With effect from academic year 2017-2018

<table>
<thead>
<tr>
<th>Course Code</th>
<th>Course Title</th>
<th>Core/Elective</th>
</tr>
</thead>
<tbody>
<tr>
<td>BS 305 MT</td>
<td>MATHEMATICS – III</td>
<td>Core</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Prerequisite</th>
<th>Contact Hours per Week</th>
<th>CIE</th>
<th>SEE</th>
<th>Credits</th>
</tr>
</thead>
<tbody>
<tr>
<td>NIL</td>
<td>3</td>
<td>1</td>
<td>-</td>
<td>30</td>
</tr>
</tbody>
</table>

Purpose: To learn complex variables and Fourier Series.

Course Objectives:
- To introduce the concept of functions of complex variables and their properties
- To formulate partial differential equations and to introduce a few methods to solve first order linear and non-linear partial differential equations
- To study Fourier series and its applications to partial differential equations

UNIT-I
Functions of Complex Variables:
Limits and continuity of function, differentiability and analyticity, necessary & sufficient conditions for a function to be analytic, Cauchy- Reimann equations in polar form, harmonic functions, complex integration, Cauchy’s integral theorem, extension of Cauchy’s integral theorem for multiply connected regions, Cauchy’s integral formula, Cauchy’s formula for derivatives and their applications.

UNIT-II
Residue Calculus:
Power series, Taylor’s series, Laurent’s series, zeros and singularities, residues, residue theorem, evaluation of real integrals using residue theorem, bilinear transformation, conformal mapping.

UNIT-III
Fourier series:
Fourier series, Fourier series expansions of even and odd functions, convergence of Fourier series, Fourier half range series.

UNIT-IV
Partial differential equations:
Formation of first and second order partial differential equations, solution of first order equations, Lagrange’s equation, Nonlinear first order equations, Charpit’s method, higher order linear equations with constant coefficients.

UNIT-V
Fourier series applications to partial differential equations:
Classification of linear second order partial differential equations, separation of variables method (Fourier method), Fourier series solution of one dimensional heat and wave equations, Two dimensional Laplace’s equation.

Suggested Readings:
Course Code       Course Title                                      Core/Elective
PC 351 EC         ELECTRONIC DEVICES AND LOGIC DESIGN LAB         Core

<table>
<thead>
<tr>
<th>Prerequisite</th>
<th>Contact Hours per Week</th>
<th>CIE</th>
<th>SEE</th>
<th>Credits</th>
</tr>
</thead>
<tbody>
<tr>
<td>EDC &amp; STLD</td>
<td></td>
<td>2</td>
<td>25</td>
<td>50</td>
</tr>
</tbody>
</table>

Purpose: To acquaint with various Electronic Devices circuits and Logic Design implementation

Course Outcomes: On successful completion of the course, the student will acquire the ability to:

1. Conduct experiments, take measurements and analyze the data through hands-on experience in order to demonstrate understanding of the theoretical concepts of Electronic Devices and Logic Design, while working in small groups
2. Demonstrate writing skills through clear laboratory reports
3. Employ graphics packages for drawing of graphs and use computational software for statistical analysis of data
4. Compare the experimental results with those introduced in lecture, draw relevant conclusions and substantiate them satisfactorily
5. Transfer group experience to individual performance of experiments and demonstrate effective oral communication skills

Part A - List of Experiments for Electronic Devices

1. V-I Characteristics of Silicon and Germanium diodes and measurement of static and dynamic resistances
2. Zener diode characteristics and its application as voltage regulator
3. Design, realization and performance evaluation of half wave and full wave rectifiers without filters and with LC & p section filters
4. Plotting the characteristics of BJT in Common Emitter and measurement of h-parameters
5. Plotting the characteristics of JFET in CS configurations and measurement of Transconductance and Drain resistance
6. BJT biasing circuits - Fixed Bias, Collector to Base Bias, Self Bias
7. Common Emitter BJT Amplifier and measurement of Gain, bandwidth, input and output impedances
8. Common Source FET Amplifier and measurement of Gain, bandwidth, input and output impedances

Part B - List of Experiments for Logic Design

9. Verification of truth tables of Logic gates and realization of Binary to Gray and Gray to Binary code converter
10. Realization of Half adder/sub and full adder/sub using universal logic gates.
11. Realization of Full adder/Sub using MUX and Decoder
12. Design 2’s complement Adder/subtractor using IC 74283 and verify experimentally.
13. Verification of truth tables of Flip Flops and Flip flop conversions form one form to the other.
14. Realization of 3-bit asynchronous (Ripple) and synchronous counters.

Suggesting Reading:

Note: A minimum of 6 experiments in part-A and 4 experiments in part-B should be performed