

**■** Code No. : 6224/O/S

## FACULTY OF INFORMATICS B.E. 4/4 (IT) I Semester (Old) Examination, July 2014 VLSI DESIGN

Time: 3 Hours] [Max. Marks: 75

**Note**: Answer **all** questions from Part – **A**. Answer **any five** questions from Part – **B**.

		PART-A (2	5 Marks)
1.	WI	hat is Moore's law ?	2
2.	Ex	plain the operation of transmission gate logic? Give its truth table.	2
3.	Dr	aw the physical structure of a nMOSFET and indicate all the layers.	2
		hat is latch up? How do you prevent latch up problem in CMOS logic?	3
		hat is lambda? Give some $(\lambda)$ based design rules?	2
		efine rise time, fall time ande delay time.	3
1.		raw Pseudo nMOS logic block diagram. What are the advantages and sadvantages of this logic.	2
R		cplain about NOR based ROM cell.	3
		rite verilog model for the half adder.	3
		aw full adder using half adder only.	3
		•	0 Marks)
11.	a)	Design a NAND <sub>3</sub> gate using an 8 x 1 mux.	5
		Construct the CMOS logic gate for the function $F = \overline{x(y+z)+y}$ .	5
12.	a)	An interconnect line is made from a material that has a resistivity of $\rho=4~\mu\Omega$ The interconnect is 1200 A° thick. The line has a width of 0.6 $\mu$ m.  i) Calculate the sheet resistance Rs of the line.  ii) Find the line resistance for a line of 125 $\mu$ m long.	-cm.
	b)	Draw the layout of two input NAND gate also draw the stick diagram.	5
13.	-	cplain the CMOS process flow diagrams.	10
14.	a)	Draw and explain the CMOS inverter DC characteristics.	5
	b)	Explain dynamic CMOS logic circuit and what is precharge and evaluat charge sharing.	ion <b>5</b>
15.	•	Explain the operation of SRAM cell and DRAM cell. Compare SRAM with DRAM.	5 5
16.	,	Discuss about multiple Rung ladder circuit. How to model the RC interconto measure the delay.	5
	b)	Explain about carry look ahead adder and multipliers with help of an example circuit setup.	e and 5
17.		What is meant by floor planning and routing explain? Implement $8 \times 1$ mux using $2 \times 1$ mux use TG logic.	5 5